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Freezer: A Specialized NVM Backup Controller for
Intermittently-Powered Systems
Davide Pala, Ivan Miro-Panades, Member, IEEE, and Olivier Sentieys, Member, IEEE
Abstract—The explosion of IoT and wearable devices deter-
mined a rising attention towards energy harvesting as source
for powering these systems. In this context, many applications
cannot afford the presence of a battery because of size, weight
and cost issues. Therefore, due to the intermittent nature of
ambient energy sources, these systems must be able to save
and restore their state, in order to guarantee progress across
power interruptions. In this work, we propose a specialized
backup/restore controller that dynamically tracks the memory
accesses during the execution of the program. The controller then
commits the changes to a snapshot in a Non-Volatile Memory
(NVM) when a power failure is detected. Our approach does not
require complex hybrid memories and can be implemented with
standard components. Results on a set of benchmarks show an
average 8× reduction in backup size. Thanks to our dedicated
controller, the backup time is further reduced by more than
100×, with an area and power overhead of only 0.4% and 0.8%,
respectively, w.r.t. a low-end IoT node.
Index Terms—Embedded systems, energy harvesting, intermit-
tent computing, IoT, non-volatile processor.
I. INTRODUCTION
In the context of IoT, many applications cannot afford the
presence of a battery because of size, weight and cost issues.
The recent advancement in the Non-Volatile Memory (NVM)
technologies is paving the way for Non-Volatile Computing
Systems. These systems are able to sustain computations under
unstable power, by quickly saving the state of the full system in
a non-volatile fashion. Thus, Non-Volatile Processors (NVPs)
may allow battery-less designs without suffering from frequent
power losses inherent in energy harvesting scenarios.
In related work, both software- and hardware-level solutions
were proposed to cope with the backup and restore problem.
Software-based approaches are implemented on platforms that
include both some SRAM and an addressable NVM used to
store the backup, as the one presented in [1]. Checkpoints
are placed at compile time [2]. Then, at run-time the supply
voltage is checked and, if an imminent power failure is
identified (Vdd < Vth), a backup of the stack and the registers
is executed. In some works, backups are only executed when
a power failure interrupt is triggered and the full volatile state
(SRAM and registers) is copied to the NVM [3], [4]. Other
approaches do not take advantage of the volatile SRAM and
exploit the NVM as the only system memory, backing-up only
the registers in the event of a power outage [5], [6]. Software-
level solutions can be implemented on available hardware, but
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they normally come with a big overhead in terms of both
backup time and energy.
Hardware solutions on the other hand usually implement
fully Non-Volatile Processors (NVP). NVPs mostly make use
of emerging NVM technologies to implement complex hybrid
memory elements (nvFF and nvSRAM, non-volatile registers,
and SRAM memory, respectively) that allow for very fast
parallel backup and restore operations [7]–[12]. However,
introducing these hybrid memory elements is intrusive. More-
over, it usually comes with a significant area overhead and
often results in increased delay and active power. Additional
limitations on the amount of data that can be saved and re-
stored in parallel is imposed by the peak current consumption
required to drive all the NVM bit cells at the same time. To
mitigate these problems, distributed small non-volatile arrays,
where groups of flip-flops are backed-up in sequence, are
proposed in [13]. An adaptive restore controller for configuring
the parallelism of the nvSRAM restore operation, trading off
peak current with restore speed is instead presented in [9].
The use of NVM enables persistence across power failures
but it also introduces the problem of consistency for the data
stored in the NVM [14]. To address the consistency issue and
improve reliability of the system, a software framework that
performs a copy-on-write of modified pages of the NVM in
a shadow memory area is developed in [6]. The consistency
problem can be also addressed via static analysis or with
hardware techniques [15]. In particular, hybrid nvFFs can be
used in a hardware scheme where an enhanced store buffer is
used to treat the execution of stores to the NVM as speculative,
until a checkpoint is reached [15]. Two counters are also used
to periodically trigger checkpoints based on the number of
executed stores or on the number of executed instructions.
Previous work has also focused the attention to the problem
of optimal checkpoint placement, as in [16] where online
decisions on checkpoints are taken based on a table filled
offline using Q-learning.
In this paper, we propose Freezer, a hardware backup
and restore controller that is able to reduce the amount of
data that needs to be backed-up. Our approach avoids the
high cost of hardware fully NVP architectures since it can
be implemented with plain CMOS technology. Furthermore,
contrary to other hardware based approaches such as non-
volatile processors [9], [11], [17], our proposed controller is
a component that can be integrated in existing SoCs, without
requiring modification of the processor architecture. Moreover,
Freezer achieves better performance than pure software ap-
proaches. Our contributions can be summarized as follows:
• We propose an analysis of different backup strategies
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based on the use of memory access traces.
• We introduce an oracle based backup strategy that pro-
vides the optimal lower bound for the backup size.
• We present a hardware backup controller, Freezer, that
dynamically keeps track of the changes in the program
state and commits these changes in the NVM before the
power failure. The controller spies the address signal of
the SRAM and uses dirty bits to track modified addresses
with a block granularity.
• We conduct an analysis of the trade-offs and a design
space exploration for our proposed strategy. Results on
a set of benchmarks show an average 8× reduction in
backup size. Thanks to Freezer, the backup time is further
reduced by more than 100×, with a very low area and
power overhead.
• We compare the memory access energy of three differ-
ent system architectures: SRAM+NVM, NVM-only and
cache+NVM, showing that NVM-only systems take on
average 3.74× to 3.35× more energy than SRAM+NVM
with full-memory backup and 6.19× to 4.22× more when
compared to Freezer. Our strategy shows a clear advan-
tage also when compared to cache+NVM architecture,
requiring in average 7.8× and 5.9× less energy, with
respectively RRAM and STTRAM as main memory.
The rest of the paper is organized as follows. In Section II,
we present some background information and related works.
In Section III we describe the main system models and
architectures for a transiently powered device, and we present
a model for evaluating the memory access energy of different
system architectures. In Section IV, we introduce and discuss
the model for the backup strategies. Section V explains how
the memory access traces of the benchmarks are processed
and analysed. Section VI presents Freezer backup controller,
its algorithm, and some area and power synthesis results.
We report several comparison results of our study in Section
VII. Finally, we briefly discuss our approach and draw the
conclusions in Sections VIII and IX.
II. BACKGROUND AND RELATED WORK
In this section, we briefly present the context around non-
volatile processors and the problem of state retention in energy
harvesting applications. We then present the motivation from
which this paper is derived.
In related work, both software- and hardware-level solutions
were proposed to guarantee forward progress across unpre-
dictable power failures. There are two main approaches to
cope with the backup and restore problem: periodic check-
pointing [2], [6], and on-demand backup [3]–[5]. Periodic
check-pointing systems try to guarantee forward progress by
repeatedly executing some check-pointing tasks, interleaved
with the computation. These check-points are usually placed
by the compiler, according to some heuristic. At run-time,
when a check-point is reached, the system decides if a backup
should be executed. In [2], for example, the supply voltage
level is checked to determine whether there is enough energy
or if a snapshot should be taken. After a power outage, the state
will be rolled back to the last saved state and the execution
will resume from the last check-point that was reached. This
approach has the advantage that backup size can be optimised,
as the location of each check-point is known in advance. In
[6], checkpoints are instead taken based on the expiration of a
timer, but only the registers are saved as the system uses only
NVM as its main memory. To avoid consistency issues with
NVM updates happening between a checkpoint and a power
failure, the modified NVM pages are saved with a copy-on-
write mechanism on a shadow memory area. These periodic
check-pointing techniques also introduce overhead due to the
execution of unnecessary checkpoints and backups, moreover
they may lead to the re-execution of part of the code after the
rollback.
On-demand backup tries to avoid the run-time overheads
introduced with periodic check-pointing by waiting until a
power failure is detected before executing the backup. The
typical behavior of an on-demand backup system is depicted
in Fig. 1, which shows how the system responds to a power
failure, signaled by a decrease in the supply voltage (Vdd), by
interrupting the computation and by entering in the Backup
phase. When the backup is completed, the system goes in the
OFF state, where it will wait until the power resumes. When
the power is newly available, the platform can leave the OFF
state and start the recovery. The new interval begins when the
system enters the Restore phase, to recover the state saved in
the previous backup. When the restore is completed the system
can resume the computation.
Some hardware-based solutions can also be considered as
implementation of on-demand backups. As an example, in
[18], the non-volatile processor is paired with a dedicated
voltage detector used to trigger the backup mechanism. The
main disadvantage with these techniques is that they often
require a full backup of the system memory, as it is difficult
to know in advance when a power failure will happen and thus
saving only the required memory is complicated.
To mitigate this problem some offline static analysis tech-
nique have been proposed [19], [20]. In particular, in [20], an
offline analysis of the code is used to find the backup positions
that reduce the stack size. These positions are marked in the
code with the insertion of special label instructions. At run-
time a dedicated hardware module will wait for the power
failure signal. After this signal, the execution continues until
the program reaches the label instruction. Then, this dedicated
hardware module executes the backup. These techniques re-
quire a compile-time analysis, with a detailed energy model
of the platform. Moreover they tend to introduce overhead as
they need to modify the program code [19] and the internal
architecture of the processor [20].
Non-volatile processors can also be considered implemen-
tation of on-demand backup, as they focus on having very
fast backup (and restore) in response to power failure. In [17],
architectures and techniques for implementing non-pipelined,
pipelined, and out-of-order (OoO) non-volatile processors are
proposed. The proposed techniques try to optimise the backup
size of the internal state of the processor, using techniques such
as dirty bits for a selective backup of the register file. Contrary
to our approach these architectures rely on NVM or hybrid
memories for the persistence of the main memory. Moreover
3











Fig. 1: Division of execution time in intervals and system state during an interval.
these techniques are in general very intrusive, as they require
an in depth modification of the internal architecture of the
processor.
To address the problem of full memory backup in an on-
demand scheme, we propose a hardware backup controller,
Freezer, that is able to optimise the size of the backup based on
the information collected at run-time. Our proposed controller
is an independent component that can be integrated in existing
SoCs, without requiring changes to the internal architecture of
the processor core.
In this work, we focus on how to optimise the backup of
the main memory and we do not consider the problem of
saving the internal state of the processor. However the state
of the CPU could be managed via software by the processor
by copying its internal register into the main memory before
starting the back up. Other techniques are proposed in the lit-
erature to save the internal registers. Common hardware-based
solutions use nvFFs based on different technologies, such
as STTRAM [11], MRAM-based nvFFs [12], FeRAM [18],
ReRAM [9], and the use of FeRAM distributed mini ar-
rays [13] or the use of nvFFs and NVM blocks for the backup
of internal registers [17].
III. SYSTEM MODELLING
A. Considered System Model
Energy harvesting is seen as a promising source to power
future battery-less IoT systems. However, due to the un-
predictable nature of the energy source, these systems will
be subject to sudden power outages. This could cause the
execution of program to be unexpectedly interrupted. Thus,
in these intermittently (or transiently) powered systems, the
execution is divided in multiple power cycles, i.e., intervals,
as shown in Fig. 1. The timing break-down of one of these
intervals is depicted in Fig. 2. tcyc is the duration of this on-
off cycle and is defined as tcyc = tr+ ta+ ts+ toff , where ta
is the time in active state where the system is executing some
software tasks, toff the time in the power-off state, and tr, ts
the time to restore, save (backup) the data from, to the NVM,
respectively. The energy consumed by the system during tcyc
can be modelled as (adapted from [21])
Ec = EsNs + ErNr + Ponta + Poff toff , (1)
where Es and Er are the energy required respectively for
saving and restoring one word, Ns and Nr the total number
of words to save and restore. Pon and Poff are the power
Fig. 2: Detail of an execution cycle between two consecutive
power outages.
consumed during the active state and off state, respectively. In
this type of intermittently-powered systems, usually Poff is
zero as the state is retained in a non-volatile manner, thus the
all system including the processor core can be fully shut-down.
Moreover, Ns and Nr are usually equal and often coincide
with the full size of the volatile system state [3].
Considering an on-demand backup system that only per-
forms a backup before a power failure, the total execution
time texec of a program can be modeled as (adapted from [3])
texec = tprog + ni × (ts + tr + toff ), (2)
where tprog is the time needed for running the whole program
without interruptions, ni the number of interruptions, ts and
tr the save and restore time, respectively, and toff the average
off time.
Our approach, Freezer, aims at reducing the size of the
backup (Ns), thus also reducing ts and the total execution time
and backup energy. Moreover, the hardware implementation of
our approach guarantees an additional decrease to the backup
and restore time and energy, by eliminating the overhead due
to software operations.
In this paper, we assume that the system has a reliable way
to detect a power failure and we also assume that the system
has enough power to complete the backup. Therefore we do
not investigate the problem of how to deal with incomplete
backup. To have a stronger guarantee on the consistency of
the system state after recovery a double buffering scheme can
be applied, such that a new backup does not overwrite the
previous one on the NVM. Moreover, we do not deal with the
issue of how to detect a power failure. For this problem there
are also solutions proposed in the literature, such as dedicated
voltage detector [18].
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Fig. 3: Architectural models for non-volatile state retention.
B. System Architecture
In the field of non-volatile processors for energy harvesting
applications, there are several possible architectural choices
for achieving state retention. The most common approaches
are the following:
• A CPU with an SRAM and an addressable NVM. The
NVM might serve as a backup of the full memory space
of the SRAM but might also be addressable by the
processor.
• A CPU with an SRAM and a backup-only NVM or a
CPU with a hybrid nvSRAM as in [9].
• A CPU with an NVM as main system memory as in [5],
[6], [10]–[12].
• A CPU with an SRAM-based cache and an NVM as the
only system memory [16], [17].
These approaches can be grouped into the three basic archi-
tectures depicted in Fig. 3. The first two approaches have in
common the SRAM+NVM architecture, which, as shown in
Fig. 3, exploits SRAM for execution and NVM for enabling
backup and restore operations. The NVM-only approach relies
solely on NVM as its main memory. Cache+NVM uses NVM
as the main memory with the addition of a volatile cache.
A common choice for implementing intermittently-powered
systems is to use commercially available SoCs with an em-
bedded addressable NVM. As this NVM is addressable, this
type of systems is the common choice for implementing
software-based retention schemes [2], [3]. Another option
explored in related work is that of using hybrid nvSRAM
[7], [9].This choice allows to exploit the main advantages
of SRAM (fast read/write and low access power), while also
obtaining fast parallel backup through the paired non-volatile
memory elements. This means that the non-volatile elements
are not directly accessible by the programmer, instead the non-
volatility is made transparent by the hardware. A conceptually
simple solution to guarantee state retention is to exploit only
an NVM as the main memory. This solution is proposed in
[11], where the system is fully based on STTRAM. Another
example is given by the software approach of QuickRecall
[5], where the available SRAM is not used and the system
runs only on the FeRAM. As with hybrid nvSRAM, the non-
volatility is transparent to the programmer. Also, in this case,
there is no need to copy the data in the event of a power failure.
In [17] methods for the backup and recovery of the internal
state are proposed and compared considering non pipelined,
pipelined, and out of order (OoO) processor architectures.
These solutions can also be considered NVM-only type of
systems, as they use NVM as their main memory, with the
addition of hybrid or NVM caches in the case of the OoO
processor.
Unfortunately, some of these new NVM technologies are
still immature and often they do not provide the same level of
performance in terms of access time and access energy as the
SRAM [22]. Moreover, NVM-only designs must also face the
issue of wear and the reduced endurance that characterises
many of the emerging NVM technologies. To mitigate this
problem, a possible solution could be to use register-based
or SRAM-based store buffers. As an example, enhanced store
buffers are proposed in [15] to postpone the execution of NVM
writes, treating store operations as speculative. Though the
limited size of the store buffer still results in very frequent
checkpoints and a large number of NVM writes. Another
possible answer to mitigate NVM writes speed and endurance
problem could be to use an SRAM-based cache to buffer the
accesses to the main NVM. Although this type of architecture
could be of some interest for higher performance systems, it
is not very common in small IoT edge nodes. This is because
adding a cache would significantly increase both the dynamic
and static power consumption during the active period.
In this work, we consider an architecture that comprises a
micro-controller with an SRAM as main memory and an NVM
that is used by our proposed backup controller, Freezer, to save
(and restore) the state of the system before (and after) a power
failure. The general overview of such architecture is depicted
in Fig. 4. The micro-controller we consider implements the










Fig. 4: General overview of a system implementing Freezer.
C. Modelling Memory Access Energy
The energy required for a backup operation is dominated by
the data transfers between the SRAM and the NVM, and will
be proportional to the backup size. This energy will mostly
be determined by the write energy of the NVM, that can be
even 100× that of the SRAM [22]. Our approach provides
a reduction of the backup energy by decreasing the number
of data transfers and by improving the speed of the process
compared with a software based backup strategy.
In this section, we provide a simplified model to evaluate
and compare the energy cost of some of the different system
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architectures introduced in Section III-B. Results provided in
Section VII are based on this model. In particular, we derive
the energy cost in terms of memory accesses for the following
types of memory models:
• SRAM + NVM for backup,
• NVM only,
• cache + NVM as main memory.
For the SRAM+NVM architecture, we consider both a system
which performs a full memory backup and a system with
Freezer. For this system, the energy cost associated with
memory accesses can be expressed as
ESRAM+NVM = Eprog + Ebackup + Erestore (3)
where Eprog is the energy of the memory accesses needed for
running the program.
Eprog = Esram/rNload + Esram/wNstore (4)
where Esram/r and Esram/w are the read and write energy of
the SRAM, and Nload and Nstore are the total number of load
and store operations, respectively. The additional cost required
by a platform with both SRAM and NVM are expressed in
Eq. 3 by the energy for the backup Ebackup and by the energy
for the restore Erestore, defined respectively as
Ebackup = Ns(Esram/r + Envm/w), (5)
Erestore = Nr(Envm/r + Esram/w). (6)
The energy for the backup depends on the total size of the
backup Ns and on the energy required for reading from
SRAM Esram/r and writing to NVM Envm/w. Ns is the
total number of saved words throughout the full execution.
Similarly Erestore can be expressed as the energy for a single
transfer (read from NVM and write to SRAM) multiplied by
the total number of restored words Nr.
For the NVM-only architecture there is no need to preform
backup and restore operations, as everything is already saved
in the NVM. In this case, the memory access energy is given
only by the load and store operations performed for running
the program. The energy cost for a purely non-volatile system
that uses a NVM as its main memory is estimated by
ENVM = EprogNVM = Envm/rNload+Envm/wNstore. (7)
The cache+NVM architecture comprises both an NVM as
its main memory, and an SRAM-based cache to reduce the
number of accesses to the NVM. This system uses a write-
back cache controller that performs a flush of the dirty lines
on NVM in case of a power failure. On a cache system, for
every operation, the TAG memory is first read to verify if
the required address is on the cache or not, then in case of a
miss a read from NVM is executed. Moreover, simultaneous
TAG and DATA memory reads are performed inside the cache
to sustain high throughput. Finally, multiple data words may
be accessed in parallel on N-way set-associative cache where
only one word is useful. Therefore, the energy per read/write
operation of this system is much higher that the one with
tightly coupled memory (SRAM+NVM). The energy cost for
a cache+NVM system is therefore estimated by
Ecache = Ehits + Emisses + Eflushes (8)
where Ehits is the energy due to cache hits, Emisses the energy
penalty due to misses, and Eflushes the energy consumed with
flushes. The first part of the energy cost Ehits is
Ehits = Nhit/rEhit +Nhit/w(Ehit + Ecache/w) (9)
where Nhit/r and Nhit/w are respectively the number of read
and write hits, Ehit the energy for a single cache access and
Ecache/w the energy for a write operation inside the cache.
Ehits therefore includes the energy due to read hits Nhit/rEhit
and the energy due to write hits Nhit/w(Ehit + Ecache/w).
Emisses, the energy due to the misses, is expressed as
Emisses = Nmiss(Emiss + (Envm/r + Ecache/w)× 8)
+NevictEnvm/w
(10)
where Nmiss is the total number of misses, Emiss the energy
for a missing access, Nevict the total number of evicted words,
Envm/r and Envm/w are the energy for reading and writing
a word in the NVM. Eq. (10) shows that each miss causes
the reading of a full block (8 words in our case) from the
NVM. Moreover a missing access may also cause the eviction
of a block from the cache resulting in writes to the NVM.
Eflushes is caused by the backup of the dirty lines before
a power failure happens. This operation requires to scan all
the cache lines and write back the dirty ones and is repeated
before every power failure.
Eflushes = NiNlinesEhit +NflushEnvm/w × 8 (11)
where NlinesEhit represents the energy for reading all the
blocks of the cache and Ni the number of interruptions. The
energy due to the writes to NVM is expressed by Nflush, the
total number of flushed blocks throughout all power failures,
multiplied by the energy for writing 8 words to NVM.
IV. MODELING OF THE BACKUP STRATEGIES
By analyzing the memory access sequences, we can identify
different backup strategies. The Full Memory Backup strategy
corresponds to the state of the art. In this paper, we propose
four backup strategies defined as Used Address (UA), Modified
Address (MA), and Modified Block (MB), a block-based evolu-
tion of the two previous strategies. The last strategy presented
is an Oracle and cannot be implemented in a real system as it
requires knowledge of the future. This oracle is however very
useful for comparison, as it gives the optimal lower bound for
the backup size. In the rest of the paper, a word is defined as
a 32-bit data.
A. Full Memory Backup
The first and simplest solution is to backup the full content
of the memory at the end of each interval as it is proposed
in [3]. For our study and fair comparison, we considered a
slightly improved version of this strategy that saves only the
data section of the program in pages of 512 bytes (128 words),
thus not saving the full memory every time. As an example, if
a program needs a 1000-byte data space, 1024 bytes (2 pages)
will be saved in the NVM. With this approach, the backup size
is a constant for all the intervals, equivalent to the number of
pages to be saved.
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B. Used Address Backup
The first strategy that we propose is the Used Address (UA)
strategy. UA consists of keeping track of all the different
addresses that are accessed (reading and writing) during an
interval. When a power failure is detected every address that
was accessed during that interval is saved in the NVM. In the
UA case, only the memory locations that were used during the
interval are going to be backed-up.
C. Modified Address Backup
If the initial snapshot of the program is stored in the NVM,
the UA scheme can be improved by implementing the Modified
Address (MA) backup strategy. MA only keeps track of the
memory locations that are modified (written) during a power
cycle. Then, before a power outage, only the words that were
modified (write operation) are saved to the NVM. In practice
this means saving only the addresses accessed by a store
operation at least once during the interval. This number of
addresses gives the size of the backup at the end of the interval.
It may happen that the data written during execution do not
modify the content of the memory. However, to keep the
technique simple, we do not track the content of the memory
but only the addresses where a write operation happens.
D. Oracle
The Oracle is defined as the strategy that saves only the
words that are alive. An address is considered alive when it is
going to be read at least once in any future interval. In other
words, a written data is considered alive if it is read in any
future intervals, before being modified by any other write at
the same address. A word that will be overwritten before being
read is not considered alive and thus is not backed-up by the
oracle. Fig. 5 shows an example of two addresses changing
Fig. 5: Example of the aliveness of two addresses with Load
(L) and Store (S) instructions. The continuous green line
indicates that the address is alive. The black dotted line is
used when the address is not alive. The store on address 0x10
at cycle 12 (S*) does not make the address alive because it
is followed by another store at cycle 15, that overwrites the
value written by S*.
between the alive and the not alive state as the execution
progresses. In the example, address 0x0C stops being alive
after it is used by the load in cycle 5 and stays not alive
for the period between the sixth and the ninth clock cycles.
This happens because the Oracle knows that the value will be
overwritten by the store executed at clock cycle 10. Therefore,
between clock cycles 6 and 9, it does not consider 0x0C as an
alive address. For the same reason, address 0x10 stops being
alive after the load in cycle 7 and is not alive in the time
between cycle 8 and cycle 14. The store operation happening
at cycle 12 does not change the state of the address because it
is going to be followed by another store instruction that will
discard this temporary update.
The Oracle, before the power failure, only saves the words
that are going to be read during any further interval. Extending
this oracle, we moreover define the Oracle Modified (OM)
strategy that only saves the alive words that were modified in
the current interval. As for the MA scheme, we can consider
that a complete snapshot of the system memory is stored in
the NVM at the beginning and during any previous interval.
With the OM strategy, the data that will be read in the future
are only saved if they were modified. If a data has been saved
in the previous intervals and remained unchanged, it is not
added in the snapshot of the memory to be saved before the
next power failure. From now on, we will use Oracle to refer to
the Oracle Modified when comparing with the other strategies.
E. Block-Based Strategies
Both the Used Address and Modified Address strategies can
be implemented with different degrees of granularity. Tracking
each individual word may require a very large memory to
store the modified addresses, block-based strategy tries to
trade-off between hardware cost and backup saving. Instead
of considering single word addresses, the addresses can be
grouped in blocks of N words and the scheme can be adapted
to keep track of these blocks. Therefore the Modified Block
(MB) strategy keeps track of the blocks that are modified
during the interval. The backup size is given, for each interval,
by the number of blocks that are accessed with one or more
store operations. In Freezer, the modified blocks are tracked
using corresponding dirty bits, which allows for the size of
the associated tracking memory to be reduced by a factor
equivalent to the block size. MB with blocks of N = 1 word
corresponds to the MA strategy.
V. TRACE ANALYSIS AND IMPROVEMENT IN BACKUP SIZE
In order to validate our approach, we analyzed the memory
access traces of several benchmarks from a subset of MiBench
(see Table III for a list of the benchmarks). The benchmarks
were run on a cycle accurate, bit accurate RISC-V model [23],
thus only two types of memory access are possible: load and
store operations. The traces report the information about each
memory access during the program execution. In particular,
each trace records a timestamp (cycle count), the type of
operation (ST or LD for store or load) and the address for
every memory access. Table I shows an example of a memory
access trace. The occurrences of power failures are simulated
by dividing an access trace in n time intervals. Each interval i
is composed of a given number of clock cycles Nprogi , equal
to the active time ta of the interval i divided by the processor
clock period. The cycle count reported in the trace is used to
divide the execution of a benchmark in these n intervals. In the
rest of the paper, for simplicity without loosing generality, we
divide tprog, the time needed for running the whole program
without interruptions, in n equal intervals of Nprog cycles.
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TABLE I: Example of memory access trace.
interval cycle op addr
i ... ... ...
i 90 ST 0x38aaad4
i 97 LD 0x2ba50
i 99 LD 0x2b06c
i+ 1 104 LD 0x2b954
i+ 1 109 LD 0x38aaad4





n ... ... ...
In the example reported on Table I, the interruption is placed
after cycle 99. This means that the load happening in cycle 104
is considered as being executed in the next interval (i+1). This
is a simple way to simulate a frequency of power failures every
Nprog cycles (Nprog = 100 in this example). In practice, for
our simulations we considered longer intervals, ranging from
105 to 107 cycles. As an example, considering a device running
at 10 MHz, intervals of 106 clock cycles would correspond to
a frequency of interruptions due to power failures of 10 Hz.
In Section VII-B, we present an analysis of the impact of the
interval length and of the variability of intervals duration on
the reduction of backup size.
From these traces, the number of load and store operations
per interval, as well as other memory access features, can
be extracted. As an example, Fig. 6 shows the number of
LD and ST in each interval during the execution of the FFT
benchmark, with intervals of Nprog = 107 clock cycles.
Considering the duration of the full execution of the FFT
Fig. 6: Number of LD and ST opserations per interval during
the FFT benchmark execution with Nprog = 107 clock cycles.
benchmark on the target processor, n = 7 intervals can be
simulated, ranging from interval 0 to 6 in the figure. These
traces provide relevant information about the memory access
behavior of a given program. They will be used to compare
the different backup strategies in Sections VI-C and VII.
Fig. 7: Percentage w.r.t. full memory space of “alive” and
“alive & modified” addresses per interval during the execution
of the FFT benchmark with Nprog = 107 clock cycles.
Fig. 7 shows the fraction of alive and alive & modified
addresses with respect to the total number of words addressed,
for every interval of 107 clock cycles for the FFT benchmark.
In the last interval no address is considered alive as the
oracle knows that the program is going to terminate before
the next power failure. The figure also shows that, even with
a relatively small benchmark, the number of words that really
needs to be saved is less than a quarter of the total. This
motivates our work on the definition of new backup strategies
to reduce the volume of data to be backed-up before a power
failure. However, as already mentioned, the OM cannot be
implemented in a real system as it requires knowledge of the
future. It is however very useful for comparison as it gives the
optimal lowest bound to the backup size.
Fig. 8: Average number of words saved per interval by
the different backup strategies – full-memory, used-address
(UA), modified (MA), and oracle modified (OM) – during the
execution of different benchmarks, with Nprog = 106 cycles.
Fig. 8 compares the average number of word saved per
interval by the full-memory, UA, MA, and OM strategies for
different benchmarks and with Nprog = 106 clock cycles. The
figure shows the great potential of the proposed strategies
w.r.t. state-of-the-art approaches. Fig. 8 also demonstrates
that the MA strategy always outperforms the UA strategy in
terms of number of saved words and it is the only technique
that comes close to the performance of the oracle modified.
Therefore, only the MA strategy will be considered in the rest
of the paper, as well as its extension to a block-based strategy
presented in the following section.
VI. FREEZER
In this section, we present Freezer, a backup controller that
implements the Modified Block backup strategy, and study the
impacts of the block size in the MB strategy.
A. Freezer Architecture
Fig. 4 shows the system-level view of the Freezer archi-
tecture. The system is composed of four major components:
the CPU, the SRAM used as a main memory, the NVM used
for the backup, and the backup controller (Freezer). Freezer is
itself composed of two main blocks: a controller implemented
as a finite-state machine (FSM) for sequencing the operations
and a small memory containing the dirty bits used to keep
track of the blocks that need to be saved, as shown in Fig. 9.
The Freezer controller is a stand-alone component, that does
not need to be tightly coupled with the memories or with
the core. It uses two handshake interfaces for the SRAM and
NVM requests, allowing to tolerate variable access latency.













































Fig. 9: Freezer internal architecture
data signals of both SRAM and NVM, using these handshake
interfaces. Alternatively the SRAM and NVM interfaces can
be arbitrated and share a single master port on the system
bus. Moreover, Freezer is also connected to the request signals
of the CPU to the SRAM, this allows Freezer to (i) spy
the address of the SRAM accesses by the processor and (ii)
manage the backup-to and restore-from-NVM phases in place
of the processor. SRAM and NVM do not need to have two
ports, CPU and Freezer accesses can be easily arbitrated as
they never access the memory at the same time.
At run-time, Freezer checks the address of the store oper-
ations in the SRAM to dynamically keep track of the blocks
that are modified. When a power failure arises, the CPU is
halted and the controller starts transferring the modified blocks
into the non-volatile memory. The words within a block are
then stored sequentially in the NVM. The controller uses
the information collected during the active time to determine
which blocks to save. When performing this task, Freezer has
access to both the SRAM and the NVM memory.
Algorithm 1 describes the behavior of the backup controller
during the execution, backup, and restore phases. During
execution, Freezer implements the Modified Block backup
strategy. During execution, when there is no power failure (not
pwr fail) and there is a valid store operation, the controller
records the blocks that are modified in a table (to backup)
implemented in a small memory, or in a register bank. When
the pwr fail condition is true, it enters in the backup phase
and in a loop where, for each block, the to backup memory
is checked. If the block has to be saved, then a loop for
every address of the block is executed, where a word is read
from the SRAM and written in the NVM. This last loop can
easily be pipe-lined such that an NVM write in an address
can be executed in the same cycle with an SRAM read in the
successive address. The same holds true also for the restore
phase, that simply moves back the data from the NVM to the
SRAM. In this way, the backup controller is able to back up
and restore one word every clock cycle. This should also lead
to an additional speed-up, when compared with software-based
backup loops executed on low-end micro-controllers, as in the
case of [3].
Algorithm 1: Freezer backup controller algorithm
Input: cpu addr address generated by the CPU
Input: is store = 1 if the operation is a store
Input: op valid = 1 if the operation is valid
Input: pwr fail = 1 if power failure is detected
Input: restore = 1 if resume after a power failure
Data: to backup flag memory of 1-bit per block
if restore:
for i ← 0 to SRAM SIZE − 1:
sram[i] ← nvm[i];
else:
if not pwr fail:
if is store and op valid:
block
← cpu addr  log2(BLOCK SIZE);
to backup[block] ← 1;
else:
for b← 0 to BLOCK NUM − 1:
if to backup[b]:




In the hardware implementation, the process of checking
the dirty bits can also be optimised. As an example, the scan
of the to backup memory to find the next dirty block can
happen in parallel to the backup of the current block, which is
a relatively long operation. Moreover, the to backup memory
can be organised as a matrix of dirty bits and the controller
can check an entire row of dirty bits in parallel. This means
that the to backup memory can be scanned row by row. The
sparsity of the dirty bits can also be exploited: skipping rows
that have only clear bits (all zeros).
With these and other optimisations, the throughput of the
backup operation can be sustained with little to no dead cycles.
However these low level optimisations are outside the scope
of this work and will not be investigated further.
B. Area and Power Results
As our algorithm is relatively simple, the controller itself
introduces small area and power overheads. The major con-
tribution in the area and power overheads is given by the
to backup dirty-bit memory, used to keep track of the blocks
that have to be saved. Table II shows the number of bits and an
estimation of the area of the to backup memory for different
block sizes, considering a 32KB SRAM. For these results,
the to backup memory is synthesized with standard cells in
a 28nm FDSOI technology using Synopsys Design Compiler
(DC). Even when considering a fine granularity for the block
size, the dirty-bit memory is small compared to the total size
of the SRAM memory. As an example, for a block size of
8 words, the required 1024-bit memory is 256× smaller than
the main SRAM memory. Moreover, by tuning the block size
with larger blocks, the to backup memory can be stored in a
register file with a small increase in the backup size.
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TABLE II: Number of bits and area estimation of the to backup memory, implemented with standard cells in 28 nm FDSOI.
block size (32bit words) 2 4 8 16 32 64
# bits 4196 2048 1024 512 256 128
area [µm2] 10838.11 5452.02 2748.94 1436.81 730.64 386.95
A non optimized version of the controller was synthesized
from a C++ specification using Mentor Graphics CatapultHLS
and Synopsys (DC) with the same 28nm FDSOI technology
at 0.7V . In this configuration, Freezer’s controller achieves
a dynamic power of Pactive = 6.8µW and a leakage power
of around Pleak = 40nW at 25°. With the same technology,
we estimate a leakage of roughly 600nW for a register-based
to backup memory of 1024 bits. These synthesis results will
be exploited in Section VII-F to estimate the energy of a
system implementing Freezer.
C. Impact of Block Size
In this section, we study the impact of the block size on the
size of the backup provided by the MB strategy. The size of the
to backup memory depends on two parameters: the number of
32-bit words in each block, which determines the granularity
of the backup strategy, and the total size of the SRAM.
Therefore, it is possible to trade off an increase in backup
size with a smaller area overhead of the to backup memory.
In Table III, the backup size across a set of benchmarks is
reported for different configurations of block granularity. The
backup size is averaged on all intervals and normalized with
respect to a block of one word (MA strategy). The interval
is set to Nprog = 106 clock cycles. Increasing the block
TABLE III: Backup size relative to blocks of one 32-bit word
(MA approach) for different benchmarks. Nprog = 106 cycles.
The table also reports the average on all benchmarks.
block size N 2 4 8 16 32 64
susan smooth small (sss) 1.01 1.04 1.09 1.17 1.32 1.62
susan edge small (ses) 1.03 1.10 1.22 1.35 1.54 1.68
matmul16 float (mm16f) 1.11 1.24 1.47 1.77 2.23 2.54
qsort (qsort) 1.01 1.03 1.07 1.28 1.58 1.70
fft (fft) 1.10 1.22 1.44 1.79 2.45 3.22
matmul32 int (mm32i) 1.03 1.08 1.17 1.28 1.47 1.75
str search (str) 1.02 1.06 1.12 1.17 1.28 1.55
cjpeg (cjpeg) 1.01 1.03 1.06 1.10 1.18 1.32
dijkstra (dijk) 1.06 1.18 1.31 1.36 1.45 1.55
matmul16 int (mm16i) 1.07 1.19 1.38 1.69 2.16 2.76
susan edge large (sel) 1.08 1.17 1.30 1.46 1.59 1.72
average (avg) 1.05 1.12 1.24 1.40 1.66 1.95
size has obviously an impact on the performance of the MB
strategy, i.e., the average size of the backup required at the
end of each interval. However, MB with a relative small size
of block (up to N = 8) only increases the backup size by
24% in average, while this block-based strategy can decrease
the size of the to backup memory by a factor of 8×. More
comparisons and impact of the interval size are reported in the
next section.
VII. RESULTS
In this section, the details of the experimental setup are ex-
plained and the results regarding the backup size (Sec. VII-A)
and backup time (Sec. VII-C) are reported. The impact of
the interval size is discussed in Section VII-B. For all the
other results provided in this section, the interval is set to
Nprog = 10
6 clock cycles. Moreover, a discussion about
power, energy, and area of our approach is presented in
Sections VII-D and VII-F, while considerations on the impact
of leakage are presented in Section VII-E.
A. Backup Size
For every interval, the backup size is computed considering
the different approaches described in Section IV. Fig. 10 shows
the backup size reported for every benchmark and for blocks
of 1, 8, and 64 32-bit words. Blocks of size equal to one
word corresponds to the MA strategy. The OM strategy is
also reported to provide the optimal (non reachable) value.
The backup size is averaged on all intervals and normalized
against the improved Hibernus [3] approach, which saves the
full memory used by the program in pages of 512 bytes.
As it can be seen from Fig. 10, our approach greatly reduces
the average backup size per interval, reaching an 87.7% (more
than 8×) reduction in average, with only a 7.5% distance from
the oracle modified, when configured with a granularity of 8
words per block. This reduction in backup size can be directly
converted into an energy saving in number of write to the
NVM during the backup phase.
Fig. 10: Backup size normalized w.r.t. the program memory
size (improved Hibernus strategy) of Freezer implementing
MB strategy with blocks of 1, 8, and 64 words. Lower bound
in backup size of the oracle-modified is also reported.
B. Impact of Interval Size
On a system powered with intermittent ambient energy,
the time length of the intervals is mostly determined by the
energy source and by the energy budget of the platform. If
the energy source is relatively stable, the length of the power
cycle increases, and so does the amount of computation that
the processor manages to complete during one interval. This
means that more memory accesses will be performed, thus we
can expect the average size of a backup to increase. However,
this also depends on the spatial locality of the application,
10
and considering wider blocks could be beneficial for less
intermittent sources. When the length of the power cycles
decreases, the processor is interrupted more frequently, and the
number of memory accesses is reduced. Therefore, the average
backup size is further decreased. Fig. 11 shows the average
reduction in backup size, across all benchmarks, for different
lengths of the power cycles (interval size Nprog expressed in
number of clock cycles), considering blocks of 8 words. As it
can be seen, the backup size reduction is greater than 70% for
all the interval lengths. Moreover, with shorter intervals, the
reduction becomes greater than 90%. It must be noted also
that, when the length of the interval is increased above 20
million clock cycles, the majority of the programs are able to
run to completion before the first power failure occurs.
Fig. 11: Average backup size reduction with different interval
size Nprog expressed in number of clock cycles.
Due to the unpredictability of the energy source, an
intermittently-powered system might also experience a wide
variation between the time length of successive intervals. To
better capture this behaviour, we model the occurrence of
a power failure as a random variable distributed according
to a binomial law. Power failure events in this model are
considered independent of one another. At each clock cycle,
there is a certain probability to incur in a power failure.
For this experiment, we considered two values of one power
failure every 106 cycles and one power failure every 107 clock
cycles. Figures 12a and 12b show, for each benchmark, the
average savings with relative standard deviation computed for
100 executions, considering blocks of 8 words. Our proposed
method is robust to variability in the size of the intervals and it
is able to achieve more than 83% and 88% savings on average
when the failure rates are respectively 10−7 and 10−6.
C. Backup Time
The reduction in the backup size comes with a relative
reduction in the save time. On top of that, thanks to the
hardware accelerated backup process, our solution provides an
additional improvement in terms of backup time. In particular,
the backup process is managed directly by Freezer and can
be further pipelined, so that each word can be saved in one
clock cycle. Of course, the speed of this process is limited by
the cycle-time of the slowest NVM memory. As our approach
does not rely on any specific NVM technology, we considered
the numbers reported in [3] for our comparison. In particular,
we considered a clock frequency of 24 MHz for the normal
operation using SRAM, and a clock cycle period of 125 ns (8
MHz) for the FeRAM.
Table IV reports the improvement in backup time compared
with a modified implementation of Hibernus that only saves
the memory used by the program (in pages of 512 KB).
(a) Failure rate 10−6.
(b) Failure rate 10−7.
Fig. 12: Average savings and std. deviation for 100 executions
with power failures distributed following the binomial law with
failure rates of 10−6 (a) and 10−7 (b).
TABLE IV: Percentage reduction of backup time w.r.t. im-
proved Hibernus (higher is better). Columns b N provides
results with our strategy using blocks of N words. Oracle
modified and NVP [9] are also provided for comparison.
b 1 b 8 b 64 oracle NVP [9]
susan smooth small 99.80 99.78 99.68 99.87 39.25
susan edge small 98.93 98.69 98.20 99.20 42.58
matmul16 float 99.32 99.00 98.27 99.79 39.08
qsort 99.38 99.34 98.95 99.58 45.96
fft 99.58 99.39 98.64 99.85 39.64
matmul32 int 99.35 99.23 98.86 99.69 40.44
str search 99.49 99.43 99.21 99.81 43.03
cjpeg 98.10 97.98 97.48 99.32 38.97
dijkstra 99.34 99.13 98.98 99.63 43.32
matmul16 int 99.23 98.94 97.88 99.80 29.94
susan edge large 99.93 99.91 99.89 99.95 45.78
average 99.31 99.17 98.73 99.68 40.73
Columns b N provides results with our strategy using blocks
of N 32-bit words. For the column related to non-volatile
processor (NVP), we considered the backup time reported
in [9] of 1.02 ms for 4KB, and scaled it for the memory
size of our benchmarks, grouping the addresses in pages of 1
KB. With this configuration, our approach gives a two orders
of magnitude improvement in backup time when compared
to the software-based approach that saves the whole program
memory. Moreover, Freezer provides a significant advantage
also when compared with a fully non-volatile processor as [9],
which only provides an improvement of 40% when compared
to the software-based approach.
This improvement in the backup time is also going to affect
positively the total execution time, as expressed in Eq. 2. We
considered a 24 MHz frequency for the volatile operations and
an 8 MHz frequency for the FeRAM accesses. The active time
is set to Nprog = 107 clock cycles at 24 MHz. We assumed
an average off time equal to the active time. As reported
in Table V, our strategy achieves a 32% average decrease
of the total execution time when compared with improved
Hibernus. We also compared Freezer against approaches like
QuickRecall [5] that runs the programs only using the NVM.
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In this case, the save and restore time are roughly zero
(only the registers need to be saved), but the frequency of
the core is limited to the frequency of the FeRAM. As a
consequence, in most cases, the QuickRecall approach leads
to longer execution time than Hibernus, whereas our solution
performs always better and is very close to the Oracle.
TABLE V: Percentage reduction of execution time w.r.t.
improved Hibernus (higher is better). Columns b N provides
results with our strategy using blocks of N words. Oracle and
NVM-only solution of [5] are also provided for comparison.
b 1 b 8 oracle NVM only [5]
susan smooth small 20.75 20.75 20.76 -17.59
susan edge small 33.35 33.31 33.41 2.35
matmul16 float 9.90 9.88 9.93 -34.50
qsort 88.79 88.77 88.90 89.00
fft 10.68 10.67 10.70 -33.30
matmul32 int 15.32 15.31 15.35 -26.01
str search 24.90 24.89 24.95 -11.05
cjpeg 27.93 27.91 28.13 -5.94
dijkstra 35.21 35.17 35.27 5.14
matmul16 int 8.72 8.71 8.75 -36.34
susan edge large 83.49 83.48 83.50 80.27
average 32.64 32.62 32.69 1.09
D. Energy Comparison with other Memory Models
We use Eqs. (3), (7), and (8) to compare the dynamic
memory access energy of the different system configurations.
Figures 13a and 13b show these dynamic energies normalised
w.r.t. the system using Freezer, with RRAM and STT, respec-
tively. For the cache+NVM architecture, four different cache
sizes of 2KB, 4KB, 8KB and 16KB are reported. The three
caches are all 4-way set associative with lines of 8 words
(256 bits), which is representative of this type of device. We
considered blocks of 8 words also for the system using Freezer.
The read and write dynamic energies per 32-bit word for the
memories used in these comparison are reported in Table VI,
and were obtained using NVSim [24]. Table VII reports the
Hit and Write dynamic energy for the different cache sizes,
obtained with NVSim. Miss energies were in all cases equal
to Hit energies. As it can be seen from Fig. 13, our proposed
approach provides a significant reduction in the energy due to
memory accesses when compared with all the other methods.
The memory access energy for a full-memory backup strategy
is in average 1.26× of that required by Freezer when using
STT and 1.65× when considering RRAM.
Being based on the same SRAM+NVM architecture,
Freezer and full-memory backup strategies require the same
absolute amount of energy for the execution of the program,
i.e., the energy required for executing load and store operations
is the same for the same benchmark. Moreover as the two
strategies rely on a full memory restore after a power failure,
they spend the same amount of energy for the restore memory
accesses, for the same benchmark. Tables VIII and IX show
the energy decomposition, across all benchmarks, for Freezer
and full-memory strategies when using STT NVM. The two
tables show the clear advantage that Freezer brings in terms of
backup energy, reducing its weight from an average 23.25%
to an average 3.44% of the total memory access energy.
(a) RRAM
(b) STT
Fig. 13: Relative dynamic energy of memory accesses, normal-
ized w.r.t. Freezer, using RRAM (a) and STT (b) as NVMs
for backup.
Figures 13a and 13b also show that, due to the higher read and
write dynamic energies, using the NVM as the main memory
is often detrimental even when compared with full-memory
backup systems. Moreover when compared to Freezer, NVM-
only systems require in average 6.19× and 4.22× more energy
for RRAM and STT respectively.
As described in Section III-C, the cache+NVM system uses
the write-back policy and flushes the dirty lines in the NVM
when a power failure arises. Thus the cache+NVM system
shows a behaviour that is similar to the one of Freezer during
power failures, but with higher energy per operation. There
are however some major differences between a system that
implements Freezer and a system with a write-back cache
and a NVM main memory. First of all, Freezer is meant
to be simple to reduce the energy overhead of tracking the
modified blocks. Moreover, Freezer is able to track the full
main memory and only needs to write on the NVM before a
power failure happens. A write-back cache on the other hand
might perform additional writes on the NVM at run-time. In
fact if the access causes a conflict, the cache will evict the
conflicting line thus causing additional NVM writes. These
additional writes may reduce the lifetime of the NVM due to
the limited endurance of these type of memories.
When it comes to cache+NVM based systems, the size that
in average provides the smallest energy is 4KB, with 2KB and
8KB caches performing better in some benchmarks. Access to
smaller caches requires less energy, as shown in Table VII, but
they might incur in the high cost of additional NVMs read
and writes due to a larger number of misses and evictions.
The increased number of writes to the NVM could also cause
problems of endurance because of wear-out, that might prevent
this solution to be applied for long-lasting operations. A larger
cache can reduce the number of accesses to the NVM, up to
12
TABLE VI: Energy and leakage power parameters used for memory access cost simulation. Read/write energy is reported in
pJ per 32-bit word access.
SRAM STT RRAM
Size [KB] 4 16 32 64 4 16 32 64 4 16 32 64
Read [pJ] 0.219 0.703 1.664 2.50 7.754 7.889 8.426 8.692 5.101 5.477 6.004 6.667
Write [pJ] 0.111 0.215 1.175 1.388 20.244 20.614 20.873 21.416 21.349 27.449 24.176 28.575
Leakage [µW] 0.78 2.16 3.58 7.16
TABLE VII: Cache Miss and Hit dynamic energy in pJ per
32-bit word access






TABLE VIII: Memory access energy percentage decomposi-
tion for Freezer using STT
Trace backup restore prog. loads prog. stores
sss 0.74 22.60 74.86 1.80
ses 5.97 29.30 59.23 5.49
mm16f 5.53 21.89 49.88 22.70
fft 4.72 28.28 46.12 20.88
cjpeg 7.53 16.30 57.64 18.53
str 2.62 23.86 43.65 29.87
mm16i 15.13 33.12 40.55 11.21
dijk 3.45 23.56 61.34 11.64
mm32i 4.46 26.86 60.42 8.26
avg 3.44 23.52 61.18 11.86
the point where the cache is so large that it is able to buffer the
full application. In these case, it is possible to obtain a number
of writes to the NVM which is close to what Freezer achieves.
However, this comes at the cost of having a large cache that is
complex and energy hungry. Moreover, it is unusual to see a
cache used in small low-power edge devices, where the system
memory is embedded on chip and seldom exceeds 64KB. To
summarize, for our set of benchmarks, the energy required by
a 4KB cache + STT system is 5.9× w.r.t. Freezer, whereas
the larger 16KB cache requires in average 9.3× more energy
than Freezer.
E. Impact of Leakage Power
For a fair comparison, it is also important to study the
impact of leakage power of the SRAM+NVM memory model,
especially when compared to NVM-only architectures. Eq. 3
TABLE IX: Memory access energy percentage decomposition
for full-memory backup using STT
Trace backup restore prog. loads prog. stores
sss 21.39 17.90 59.29 1.43
ses 28.29 22.35 45.18 4.19
mm16f 21.66 18.15 41.36 18.82
fft 26.15 21.92 35.75 16.18
cjpeg 17.40 14.56 51.49 16.55
str 22.65 18.95 34.67 23.72
mm16i 31.33 26.80 32.81 9.07
dijk 23.60 18.65 48.54 9.21
mm32i 25.77 20.87 46.94 6.42
avg 23.25 18.69 48.63 9.42
TABLE X: Backup energy using Freezer, leakage and memory
size for different benchmarks, energy in [µJ ], memory size in
words of 32 bits.
Trace mem size E freezer E freezer E leakage
[32-bit word] RRAM STT SRAM
sss 8192 11.0 11.0 6.1
ses 16384 3.3 3.2 1.9
mm16f 2048 2.5 2.4 2.0
fft 2048 3.4 3.4 3.7
cjpeg 8192 3.9 3.6 1.3
sl 8192 3.6 3.7 1.9
mm16i 1024 0.051 0.045 0.028
dijk 16384 51.0 50.0 27.0
mm32i 4096 0.58 0.56 0.41
is therefore enhanced by considering the leakage power of
low-power SRAMs of the appropriate size, as reported in
Table VI. The leakage power of STT and RRAM is considered
to be zero, which is obviously not the case for real designs.
Table X reports for each benchmark the absolute dynamic
energy of memory accesses for Freezer with both RRAM
and STT as NVMs, equivalent to the Freezer blue bar in
Figures 13a and 13b, respectively. The table also reports an
estimation of the leakage energy due to the main SRAM
memory obtained considering a 20MHz clock, and the total
memory size of the benchmark. Table X shows that the
leakage energy represents around half of the dynamic energy
of memory accesses when using Freezer. Even accounting for
the leakage of SRAM, the approaches based on SRAM+NVMs
are still better than running an NVM-only system. Compared
to full-memory backup which would consume roughly the
same leakage energy, Freezer still benefits from the backup
size reduction.
Moreover, even accounting for the leakage of the NVM
memories would not change the outcome of the analysis. In
fact, when considering NVMs of the same size running for
similar periods of time, the leakage due to the NVMs would
be roughly the same for both SRAM+NVM and NVM-only
architectures. Furthermore, an SRAM+NMV system would
even be able to activate the NVM only during the backup
and restore phases, reducing even more the impact of NVM
leakage. In both cases, the SRAM+NVM architecture would
still show an advantage.
F. Energy and Area Overhead Considerations
In this section, we provide insights about the overhead in
energy due to our backup controller. The use of the Freezer
hardware backup strategy in an energy harvesting platform will
introduce a small overhead at run-time, but will also decrease
the energy required for the backup and restore operations. We
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can account for the overhead and the reduction in the backup
size by modifying Eq. 1 which becomes
Ec = EsN
′
s +ErNr +(Pon +Povh)× ton +Poff toff , (12)
where N ′s is the reduced backup size and Povh represents
the overhead introduced at run-time. The energy required for
moving the data (Es for save and Er for restore) is heavily
dependent on the memory technology. However, software-
based approaches introduces additional overhead. In our case,
as a backup operation may require hundreds or even thousands
of transfers, we can approximate the energy required for saving
one word as
Es = Esram/r + Envm/w (13)
where Esram/r is the energy for reading a from the SRAM
and Envm/w the energy required for a write in the NVM.
The power overhead introduced by our strategy can be
estimated as Povh = α × Pactive + Pleak, where Pleak
is the leakage power, which will be mostly determined by
the to backup memory, and Pactive the active power. Pleak
and Pactive were provided in Section VI-B. Pactive will be
consumed whenever the processor performs a store operation
and α = Nstore/Nprog is the fraction of clock cycles spent
performing store operations w.r.t. the execution of the program
in the whole interval.
This overhead can be compared with the advantage gained
in terms of save and restore energy. If we compare against
a system that saves everything but does not introduce any
overhead, we can estimate the maximum active time ton after
which the power consumed by the controller during active time
becomes greater than the energy reduction obtained at backup





where Ntot is the number of words to be backed-up without
Freezer (full memory), Es the energy required to back-up one
word (Esram/r + Envm/w), and δEsNtot the energy saved
during the backup operation. With Freezer, considering δ =
87.7%, Esram/r = 0.45pJ/bit, Envm/w = 100× Esram, we
obtained for the two extreme configurations depending on the
considered benchmark:
ton < 16.42s and Povh = 1.18µW for susan smooth, and
ton < 2.4s and a similar Povh for the FFT benchmark.
Both these ton values allow for the programs to be executed
completely and are well above the typical active time of
intermittently-powered systems. Moreover, Eq. 14 is obtained
by comparing our solution to a system that introduces no
overhead at run-time and no overhead during the backup
process, which would not be the case in real systems.
To give an idea of how Freezer would fit in a low-end
IoT node, we can compare it with a ultra-low-power, size-
optimised SoC, implemented with the same 28nm FDSOI
technology node such as the one presented in [25]. In terms
of area the SoC is 0.7mm2, while its power consumption is
3µW/MHz giving at 48MHz a power consumption of 144µW.
From these numbers we can see that Freezer, even with
our non-optimised implementation, would lead to a small
overhead. In particular, assuming blocks of 8 words, the
area overhead of 2, 748µm2 represents ≈ 0.4%. The power
overhead during active time, considering the α of the FFT
benchmark, could be as low as 0.82%.
VIII. DISCUSSION ABOUT THE APPROACH
Several studies have approached the problem of computing
under intermittent power supply, providing a wide variety of
different solutions. While software-based approaches try to
solve the problem at the application level, hardware-based
solutions try to provide platforms that implement the non-
volatility in a way that is transparent to the programmer. The
majority of the hardware solutions usually rely heavily on
the underlying memory technology to accomplish the state
retention. Even in [21], where no NVM is used, their technique
relies on an ultra low-power retention SRAM.
Our approach moves away from this type of scheme and
tries to solve the problem from a different standpoint, by
providing hardware acceleration for the backup and restore
procedures, and by exploiting run-time information to optimize
the backup sequence. Moreover, this approach is agnostic
with respect to the NVM technology, and opens a series of
possibilities. Technologies such as hybrid nvSRAM, as the one
used in [9], with circuit-level configurable memory, parallel
block-wise backup and adaptive restore, may be exploited and
enhanced by Freezer, thus achieving a faster and more energy
efficient backup sequence thanks to the backup size reduction.
Furthermore, our approach could be extended to implement
a programmable backup hardware accelerator, or to implement
a dedicated ISA extension. This would provide programs with
some levels of control on the save and restore procedures and
allow for the hardware to exploit some of the information
available to the program. As an example, a program may
signal that a certain buffer or memory region is no longer
used, allowing the controller to exclude it from the backup
process. This would also make possible to integrate static
analysis techniques such as the one presented in [19] and [20]
on top of Freezer.
IX. CONCLUSION
Applications that run under ambient harvested energy suffer
from frequent and unpredictable power losses. To guarantee
progress of computation in this circumstances, these applica-
tions have to rely on some mechanisms to retain their state. In
this paper, we propose Freezer, a backup and restore controller
that is able to reduce the backup size by monitoring the
memory accesses, and that provides hardware acceleration
for the backup and restore procedures. The controller only
requires a small memory to keep track of the store operations.
Moreover, it can be implemented with plain CMOS technology
and does not rely on complex and expensive hybrid non-
volatile memory elements. Furthermore, Freezer is a drop-in
component that can be integrated in existing SoCs without
requiring modifications to the internal architecture of the
processor. Our proposed solution achieve a 87.7% average
reduction in backup size on a set of benchmarks, and a
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two orders of magnitude reduction in the backup time when
compared with software based state-of-the-art approaches.
The code and traces used in this paper are available for
reproducibility at https://gitlab.inria.fr/dpala/freezer-resources.
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